DSpace About DSpace Software

DSpace at Cochin University >
Department of Computer Science >
Seminar Reports >
MTech 2009-2011 Batch >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/3506

Title: Shift Register Based QCA Memory Architecture
Authors: Bineesh.V
Issue Date: 10-Jun-2011
Abstract: Quantum-dot cellular automata (QCA) is a potentially promising technology as an alternative to complementary-metal-oxide semiconductor (CMOS) technology for nanoscale device implementations. The implementation of the QCA technology has been demonstrated with metal-dot QCA devices at very low (e.g., cryogenic) temperatures. Circuit structures such as the majority gate, binary wires and fan outs have been fabricated with metal-QCA dots. A quantum-dot cellular automata (QCA) design of an nxm-bit, shift-register-based memory architecture is presented. The architecture maintains data at a stable conformation, which is contrary to traditional data in-motion concept for QCA architectures. The memory architecture is based on an existing dual-phase-synchronized, line-based, one-bit QCA memory cell building block that provides size and latency improvements over other known one-bit memory cells through its novel clocking scheme. Read/write latencies up to ~2X lower than the existing tile-based architecture with three-phase, line-based memory cells are obtained.
URI: http://hdl.handle.net/123456789/3506
Appears in Collections:MTech 2009-2011 Batch

Files in This Item:

File Description SizeFormat
Shift Register Based QCA Memory Architecture.pdf1.05 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback